MILANO 1863

## D/A E A/D CONVERTER for DAQ BOARDS

## D/AeA/D Converters


voltage $v_{\text {out }}$ is
$N=2^{n}$
levels


## Voltmeter or A/D Converter

It 's an instrument receiving as an input an analog voltage and digitizes it (first: discretizing it in time domain and then in the amplitude domain):


In particular, the quantization in the time domain takes place with a resolution $T_{\mathrm{c}}=1 / f_{\mathrm{c}}($ period $[\mathrm{s}$ ] and frequency $[\mathrm{Sa} / \mathrm{s}]$ of sampling)

## Discretization process ( $1 / 3$ )

POLITECNICO MILANO 1863

( the signal is continuous both in time and in amplitude)

## -Discretization process (2/3)

Signal $V\left(t_{k}\right)$ discretized in time

(the signal is still continuous or "analog" in width, but the samples are only available in discrete time )

## Discretization process (3/3)

$V_{i}\left(t_{k}\right)$ signal discretized

(the digital signal is encoded into numbers)

## Amplitude quantizzation

The quantization in amplitude occurs subdividing the dynamic of measure (range of values of the input analog voltage measurable) in N subintervals (levels) of constant width $\Delta V=D / N$ (resolution)


The analog voltages that fall in the range $\mathrm{i}^{\text {th }}$ associates a numerical value corresponding to the $i-1$ integer (from 1 to $N-1$ ) that identifies the interval.

## Variance and quantization uncertainty

The variance associated with the finite resolution
$\Delta V$ is

The result comes from the calculation of variance $\sigma^{2}$ for a PDF uniform probability
 range with full width $\Delta V$

The quantization uncertainty is

$$
u_{\mathrm{q}}=\sigma_{\mathrm{q}}=\frac{\Delta V}{\sqrt{12}}
$$

## Errors in converters: quantization




## Errors in conv. A/D: offset



ADC

## Errors in converters: gain

POLITECNICO
MILANO 1863


ADC
DAC

## Errors in converters: INL

Integral Non-Linearity error


ADC


DAC

## Errors in converters: DNL <br> Differential Non-Linearity error <br> MILANO 1863




ADC

## Signal sampling (1/3)

## Shannon theorem

To be able to reconstruct a signal with limited bandwidth, you are required sampling frequency
$f_{\mathrm{c}}>2 f_{\text {max }}$ with $f_{\text {max }}$ maximum frequency (bandwidth) of the signal
Otherwise aliasing phenomena occurs, which make losing important information and do not allow the correct reconstruction of the signal by low-pass filtering. In fact, the discretization in time induces a periodicity in frequency: there must be no overlaps (alias) between spectral replicas

## Signal sampling (2/3)

CASE I: $\quad f_{\mathrm{c}}>2 f_{\max }$ [correct sampling]

POLITECNICO
MILANO 1863

Signal spectrum

Spectrum of the sampled signal


## Signal sampling (3/3)

CASE II: $\quad f_{c}<2 f_{\max }$ [downsampling]
Signal spectrum

Spectrum of the sampled signal


Spectrum of the sampled signal reconstructed by filtering

## Effect of sampling error ( jitter of $T_{c}$ )

Imagine that we are digitizing a sine wave $x(t)=A \sin 2 \pi_{0} f_{0}$. Provided that the actual sampling time uncertainty due to the clock jitter is $\Delta t$, the error caused by this phenomenon can be estimated as $E_{a p} \leq\left|x^{\prime}(t) \Delta t\right| \leq 2 A \pi f_{0} \Delta t$

One can see that the error is relatively small at low frequencies, but can become significant at high frequences.
This effect can be ignored if it is relatively small as compared with quantizing error. Jitter requirements can be calculated using the following obvious formula: $\Delta t<\frac{1}{2^{q} \pi f_{0}}$, where $q$ is a number of ADC bits.


| ADC resolution | Input frequency |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 44.1 kHz | 192 kHz | 1 MHz | 10 MHz | 100 MHz |
| 8 | 28.2 ns | 6.48 ns | 1.24 ns | 124 ps | 12.4 ps |
| 10 | 7.05 ns | 1.62 ns | 311 ps | 31.1 ps | 3.11 ps |
| 12 | 1.76 ns | 405 ps | 77.7 ps | 7.77 ps | 777 fs |
| 14 | 441 ps | 101 ps | 19.4 ps | 1.94 ps | 194 fs |
| 16 | 110 ps | 25.3 ps | 4.86 ps | 486 fs | 48.6 fs |
| 18 | 27.5 ps | 6.32 ps | 1.21 ps | 121 fs | 12.1 fs |
| 24 | 430 fs | 98.8 fs | 19.0 fs | 1.9 fs | 190 as |

This table shows, for example, that it is not worth using a precise 24 -bit ADC for sound recording if we don't have an uitra low jitter clock. One should consider taking this phenomenon into account before choosing an ADC

## D/A Converter



## D/A Converter of weighted $\mathrm{R}(1 / 4)$ <br> POLItECNICO MILANO 1863

From a single constant reference voltage ( $V_{\text {ref }}$ ) are taken $n$ weighted currents through $n$ switches $\mathrm{S}_{0}, \mathrm{~S}_{1}, \ldots \mathrm{~S}_{n-1}$


On each switch $\mathrm{S}_{i}$ it is placed a resistence $r_{i}=2^{(n-1)-i} R$

## D/A Converter of weighted $\mathrm{R}(2 / 4)$

The switches $s_{i}$ are controlled by binary digits $b_{i}$ of the number to be converted in voltage, with weights:

$$
\begin{aligned}
& b_{0}=\text { LSB } \\
& b_{n-1}=\text { MSB }
\end{aligned}
$$

Least Significant Bit
Most Significant Bit

The operational amplifier acts as a weighted adder of the currents which pass through the switches and converts the resulting current $i_{0}$, through the feedback resistor $R_{f}$, into an output voltage $v_{0}$


## D/A Converter of weighted R (3/4) <br> POLItECNICO MILANO 1863

The weighted currents are
$i_{i}=\frac{V_{\text {ref }}}{2^{(n-1)-i} R}=2^{i} \frac{V_{\text {ref }}}{2^{(n-1)} R}=2^{i} I_{\mathrm{mi}}$

with $i=0,1, \ldots, n-1$ (like the digits)

The total current through the closed switch $\left(\mathrm{S}_{i}\right.$ is closed - dx position - when $b_{i}=1$ ) è

$$
i_{0}=\frac{V_{\mathrm{ref}}}{2^{(n-1)} R}\left(b_{0}+2 b_{1}+\ldots+2^{n-2} b_{n-2}+2^{n-1} b_{n-1}\right)
$$

## D/A Converter of weighted $\mathrm{R}(4 / 4)$

POLITECNICO

$$
\begin{aligned}
& \text { The output voltage is: } \\
& \begin{array}{l}
v_{0}=-R_{f} I_{0}=\left(b_{0}+2 b_{1}+\ldots+2^{n-1} b_{n-1}\right) \frac{V_{\text {ref }}}{2^{n}} \\
v_{0}=\left(b_{0}+2 b_{1}+\ldots+2^{n-1} b_{n-1}\right) \Delta V=k \Delta V
\end{array}
\end{aligned}
$$

with $k$ integer number, within 0 e $2^{n-1}$
The accuracy of DAC is releted with $V_{\text {ref }}$, single resistence $r_{i}$ and the quality of the switches
The values of analog output voltage $V_{0}$, coming from digital samples at $n$ bit, have a resolution of $\Delta V=v_{0, \text { max }} / 2^{n}$


## Converter A/D



## Voltmeter - Flash converter(1/4)

It is the fastest A/D converter with $T_{\text {meas }} \approx 1 T_{\mathrm{s}}$ and conversion frequency up to 40 GSa /s

The circuit complexity (and the expense) increases exponentially with the number of bits (as $2^{h}$ ) and then it works at low resolution:

$$
n \sim 8 \text { bit }
$$

## Voltmeter - Flash converter (2/4)



## Voltmeter - Flash converter (3/4)

$N$ resistors same values

$$
I=\frac{V_{\mathrm{ref}}}{N R} \quad V_{i}=i \underbrace{(R I)}=i \underbrace{\frac{\Delta V}{V_{\mathrm{ref}}}} \quad i=1, \ldots N-1
$$

First and last resistors are different
$I=\frac{V_{\text {ref }}}{2 R+(N-2) R}=\frac{V_{\text {ref }}}{N R}$
$V_{i}=\left[\frac{R}{2}+(i-1) R\right] I=\left(i-\frac{1}{2}\right) \frac{V_{\text {ref }}}{N}$
N-1 threshold

With the network of resistors $3 / 2 \mathrm{R}$ and $\mathrm{R} / 2$ the threshold for the $1^{\text {st }}$ level is halved in amplitude which is useful to have no offset in the characteristic of conversion and to convert bipolar signals.

## Exercise (Flash converter)

## Broadband digital oscilloscope

$$
\begin{array}{cc}
\text { Range } D= \pm 10 \mathrm{~V} \quad n=8 \text { bit } \quad f_{\text {sample }}=1 \mathrm{GSa} / \mathrm{s} \\
\Delta V=? & \Delta V=\frac{D}{2^{n}}=\frac{20 \mathrm{~V}}{256} \cong 80 \mathrm{mV} \\
\sigma_{V}=u(V)=? & u(V)=\frac{\Delta V}{\sqrt{12}} \cong 23 \mathrm{mV} \\
f_{x, \max }=? & f_{\mathrm{x}, \max }=f_{\text {Sample }} / 2=500 \mathrm{MHz}
\end{array}
$$

## Successive approximations

 Voltmeter (1/6)Digital approach to the potentiometric method An analog voltage is changed until the $V_{x}$ value at ADC input is reached


## Successive approximations Voltmeter (2/6)

- $n$ bit D/A converter

Comparator and control logic
Clock (timing of the system)

- With the BISECTION method are "tested" all the bit (value=1) starting from the most significant (MSB) up to the less significant (LSB)
For each comparison with $V_{x}$ it is decided wheter to keep the bit " 1 " or reset it to " 0 "


## Successive approximations

 Voltmeter (3/6) MILANO 1863

## Tounf

With only $\boldsymbol{n}$ comparison it is achieved a resolution $\delta=1 / N=1 / 2^{n}$

## Successive approximations Voltmeter (4/6)

- The less significant value $\left(b_{0}\right)$ has a WEIGHT

$$
\Delta V=V_{\mathrm{FS}} / 2^{n} \leftarrow N=2^{n}
$$

The most significant one $\left(b_{n-1}\right)$ is equal to $V_{\mathrm{FS}} / 2$

- "Only" $n=\log _{2} N$ comparisons ciascuno are made of lenght $T_{\text {comp. }}=m T_{\mathrm{c}}$ with $m$ included between 2 and 5
- The acquisition time is set regardless of $V_{x}$ value and is equal to $T_{\text {acq. }}=n T_{\text {comp }}$. The sampling frequency is $f_{\text {acq. }}=1 / T_{\text {acq. }}$.

Successive approximations
Voltmeter (5/6)


The differential noise can lead "instantaneously" to wrong decisions on the individual comparison and so to $\underset{107716}{\text { an acquisition }}$ 10/7/16

## Successive approximations Voltmeter (6/6)

- Real resolution (from 3 to 5 "equivalenti" digit) is releted with the noise present at the input stages of the comparator (is not always $V_{\mathrm{FS}} / 2^{n} \ldots$ )
- Accuracy: it is releted with the internal reference, the quality of DAC and the comparator noise
- STATE OF ART:

| $n$ [bit] | 12 | 16 | $18(51 / 2$ digit $)$ |
| :--- | ---: | ---: | ---: |
| $T_{\text {mis }}[\mu \mathrm{cs}]$ | 2 | 5 | $20(50 \mathrm{kSa} / \mathrm{s})$ |

## Performaces of

 successive approximations voltmeterThese voltmeters are also quite fast while maintaining excellent resolution (e.g. $T_{\text {mis }}=5 \mu \mathrm{~s}$, so $f_{\text {sample }}=200 \mathrm{kSa} / \mathrm{s}$ with $n=16$ bit)

Low pass filter input to limit the "wrong decisions" due to the noise input so it also reduces the speed of conversion

## Exercise (SAR voltmeter)

$$
\begin{array}{rl}
\text { Range } 0-2 \mathrm{~V} & n=7 \text { bit } \\
f_{\text {clock }}=1 \mathrm{MHz} & T_{\text {comp. }}=2 T_{\mathrm{c}}
\end{array}
$$

Indicate the total time of measurement, the measured value $V_{\text {meas }}$ displayed and its error rate compared to a voltage to be acquired of $V_{\mathrm{x}}=1205 \mathrm{mV}$

## Solution (1/2)

POLITECNICO MILANO 1863


## Solution (2/2)

$$
\begin{aligned}
& T_{\mathrm{c}}=1 / f_{\mathrm{c}}=1 \mu \mathrm{~s} \\
& T_{\text {confr }}=2 T_{\mathrm{c}}=2 \mu \mathrm{~s} \\
& T_{\text {acq }}=T_{\text {mis }}=n T_{\text {confr }}=14 \mu \mathrm{~s} \\
& V_{\text {mis }}=7203.125 \mathrm{mV} \\
& \text { ERR } \%=\frac{V_{x}-V_{\text {mis }}}{V_{x}}=0.1556 \%
\end{aligned}
$$

$$
\text { With only } 7 \text { bit it is achieved a resolution of: }
$$

$$
\Delta V=\frac{V_{\max }}{2^{n}}=\frac{2 V}{128} \cong 15.6 \mathrm{~m} V
$$

In a practical case, for example with 12 bits instead of 7 , it would gain a factor of $32\left(2^{5}=2^{12-7}\right)$ and the resolution would become $\Delta V_{12 \text { bit }} \cong 500 \mu \mathrm{~V}$

## ADC pipeline ( $1 / 4$ )

Architecture:
POLITECNICO MILANO 1863


## ADC pipeline (2/4)

The A/D converter pipeline uses the principle of the assembly line: in practice, the $V_{x}$ input signal is converted, in successive steps, by $p$ cascaded stages. While the first stage processes the current sample of the input signal, the second stage further processes the sample, already processed by the first stage in the clock period preceding, and so on, right down to the last stage.

Each of the stages produces an $n_{\text {bit, }}$ of $m_{\text {bit }}$ that make up the digital output word. The pipeline converter, therefore, apart from an initial latency of $p$ clock periods ( $p$ TCK), provides in output a new digital word for each clock period (TCK), as the flash converter. Each of the $p$ stages of the A/D converter converts the pipeline in its digital input signal, with a given resolution ( $n_{\text {bit, }}$ ), and supplies at the output the corresponding digital word in $n_{\text {bit, } \mathrm{p}}$ bits, as well as a residue, which must be then converted by the next stage

## ADC pipeline (3/4)

The residue obtained by multiplying for $2^{\mathrm{n}}$ the difference between the input signal of the stadium and the output $n_{\text {bit, }}$ signal, converted to analog by a D/A converter. The residue is, therefore, substantially, the quantization error introduced by each stage in the A/D conversion to $n_{\text {bit, }}$ bit. The bits obtained in output from the different stages are then realigned via appropriate registers, so as to form the digital output word $m$, corresponding to each sample of the input signal. The resolution of a pipelined converter is limited by the accuracy with which they manage to achieve $\varepsilon_{\mathrm{r}}$ factors, required to generate the residue, as well as by the precision of the $A / D$ and $D / A$ converters, built-in in the individual stages typically constituted by flash A/D converters.
The most important stage for the accuracy of the measurement is the first from which is obtained the most significant bit (MSB). Usually you use a converter with one bit more than the subsequent.
Performance: The maximum resolution achievable is around 24 bits by a minimum of 8 bits with frequencies ranging from $1 \mathrm{MSa} / \mathrm{s}$ to $200 \mathrm{Msa} / \mathrm{s}$.

## ADC pipeline (4/4)

POLITECNICO
MILANO 1863
Latency time: is the time required for the first converted sample to be available at the output of the converter. In the case of A/D pipeline, latency time will be equal to the time required for the first sample has passed through all the stages, so it will be equal to the clock period (TCk) multiplied the number of stages.
It is to be noted that the conversion time differs from the latency time, since already from the second sample I must wait one clock interval (TCk) to have the data available on the output.


Latency Time $=\mathrm{T}_{\text {clock }} \times p$
Conversion Time $=\mathrm{T}_{\text {clock }}$

